

FIG. 6A




FIG. 6B




Figure 1 is a block diagram of a selection control circuit for a processor state input part. The circuit is divided into three main functional blocks: "first state input part", "processor state input part", and "second state input part".

The "first state input part" includes the following signals: "selection state of a first general function module of an opposite control function", "Function/Reset alarm", "common power fail alarm", and "open GEN alarm". These signals are connected to a first AND gate (61) and a first buffer (72). The output of the first AND gate (61) is connected to the D input of a first D-type flip-flop (63). The output of the first buffer (72) is connected to the "read selection" input (R13) of the first D-type flip-flop (63).

The "processor state input part" includes the following signals: "GENxa selection status of processor(300) data", "processor write enable", "processor shift clock", and "processor port enable". These signals are connected to a second AND gate (62) and a second buffer (73). The output of the second AND gate (62) is connected to the D input of a second D-type flip-flop (64). The output of the second buffer (73) is connected to the "read selection" input (R15) of the second D-type flip-flop (64).

The "second state input part" includes the following signals: "function/reset alarm", "common power fail alarm", "open GEN alarm", "selection state of a second general function module of an opposite control function", and "of an opposite control function". These signals are connected to a third AND gate (67) and a third buffer (74). The output of the third AND gate (67) is connected to the D input of a third D-type flip-flop (65). The output of the third buffer (74) is connected to the "read selection" input (R17) of the third D-type flip-flop (65).

The circuit also includes three D-type flip-flops (63, 64, 65) and three buffers (72, 73, 74). The outputs of the flip-flops are connected to the "output selection" input (R16) of the first D-type flip-flop (63), the "output selection" input (R17) of the second D-type flip-flop (64), and the "output selection" input (R17) of the third D-type flip-flop (65).

